View W49F020T-70B_6849726.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

w49f020 256k 8 cmos flash memory publication release date: april 14, 2005 - 1 - revision a4 1. general description the w49f020 is a 2-megabit, 5-volt only cmos flash memory organized as 256k 8 bits. the device can be programmed and erased in-system with a standard 5v power supply. a 12-volt v pp is not required. the unique cell architecture of the w49f020 results in fast program/erase operations with extremely low current consumption (compared to other comparable 5-volt flash memory products). the device can also be programmed and erased using standard eprom programmers. 2. features ? single 5-volt operations: ? 5-volt read ? 5-volt erase ? 5-volt program ? fast program operation: ? byte-by-byte programming: 50 s (max.) ? fast erase operation: 100 ms (typ.) ? fast read access time: 70/90 ns ? endurance: 10k cycles (typ.) ? twenty-year data retention ? hardware data protection ? one 8k byte boot block with lockout protection ? low power consumption ? active current: 25 ma (typ.) ? standby current: 20 a (typ.) ? automatic program and erase timing with internal v pp generation ? end of program or erase detection ? toggle bit ? data polling ? latched address and data ? ttl compatible i/o ? jedec standard byte-wide pinouts ? available packages: 32-pin dip and 32-pin tsop and 32-pin-plcc
w49f020 - 2 - 3. pin configurations dq0 dq1 dq2 #oe #ce dq7 dq6 dq5 dq4 dq3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 a3 a2 a1 a0 vss a10 32-pin tsop a15 a12 a7 a6 a5 a4 v #we a14 a13 a8 dd a11 a9 32 31 30 29 28 27 26 25 24 23 22 2 1 20 19 18 17 a16 a17 #reset 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 dq0 dq1 dq2 vss a7 a6 a5 a4 a3 a2 a1 a0 a16 a15 a12 v #we a14 a13 a8 a9 a11 #oe a10 #ce dq7 dq6 dq5 dq4 dq3 dd a17 32-pin dip #reset 5 6 7 9 10 11 12 13 a7 a6 a5 a4 a3 a2 a1 a0 dq0 29 28 27 26 25 24 23 22 21 30 31 32 1 2 3 4 8 20 19 18 17 16 15 14 d q 1 d q 2 v s s d q 3 d q 4 d q 5 d q 6 a14 a13 a8 a9 a11 #oe a10 #ce dq7 a 1 2 a 1 6 v d d # w e a 1 5 32-pin plcc a 1 7 r # e s e t 4. block diagram control output buffer decoder #ce #oe #we a0 . . a17 . . dq0 v dd v ss dq7 02000 01fff 00000 maim memory 248k bytes boot block 8k bytes 3ffff #reset 5. pin description symbol pin name a0 ? a17 address inputs dq0 ? dq7 data inputs/outputs #ce chip enable #oe output enable #we write enable #reset reset v dd power supply v ss ground nc no connection
w49f020 publication release date: april 14, 2005 - 3 - revision a4 6. functional description read mode the read operation of the w49f020 is controlled by #ce and #oe, both of which have to be low for the host to obtain data from the outputs. #ce is used for device selection. when #ce is high, the chip is de-selected and only standby power will be consumed. #oe is the output control and is used to gate data from the output pins. the data bus is in high impedance state when either #ce or #oe is high. refer to the timing waveforms for further details. reset operation the #reset pin provides a hardware method of resetting the device to reading array data. when the system drives the #reset pin low for at least a period of t rstp , the device immediately terminates any operation in progress and ignores all attempts for the duration of the #reset pulse. the device also resets the internal state machine to reading array data. the operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity. current is reduced for the duration of the #reset pulse. when #reset is held at v il , the device enters the ttl standby mode; if #reset is held at vss, the device enters the cmos standby mode. the #reset pin may be tied to the system reset circuitry. a system reset would thus also reset the flash memory, enabling the system to read the boot-up firmware from the flash memory. boot block operation there is an 8k-byte boot block in this device, which can be used to store boot code. the boot block locates in the first 8k bytes of the memory with the address range from 0000(hex) to 1fff(hex). for the specific code, please see command codes for boot block lockout enable. when the boot block is enabled, data for the designated block cannot be erased or programmed (programming lockout); other memory locations can be changed by the regular programming method. when the boot block programming lockout feature is activated, the chip erase function cannot erase the boot block any longer. in order to detect whether the boot block feature is set on the 8k-bytes block or not, users can perform software command sequence to check it. first, enter the product identification mode (see command codes for identification/boot block lockout detection for specific code), and then read from address "0002 hex". if the output data is "1," the boot block programming lockout feature is activated; if the output data is "0," the lockout feature is inactivated and the block can be erased/programmed. to return to normal operation, perform a three-byte command sequence (or an alternate single-word command) to exit the identification mode. for the specific code, see command codes for identification/boot block lockout detection. chip erase operation the chip-erase mode can be initiated by a six-word command sequence. after the command loading cycle, the device enters the internal chip erase mode , which is automatically timed and will be completed in a fast 100 ms (typical). the host system is not required to provide any control or timing during this operation. if the boot block programming lockout is activated, only the data in the main memory blocks will be erased to ff(hex), and the data in the boot block will not be erased (remains same as before the chip erase operation). the entire memory array will be erased to ff hex by the chip erase operation if the boot block programming lockout feature is not activated. once the boot block lockout feature is activated, the chip erase function erase the main memory block but not the boot block. the device will
w49f020 - 4 - automatically return to normal read mode after the erase operation completed. data polling and/or toggle bits can be used to detect end of erase cycle. program operation the w49f020 is programmed on a byte-by-byte basis. program operation can only change logical data "1" to logical data "0." the erase operation (changed entire data in main memory blocks and/or boot block from "0" to "1") is needed before programming. the program operation is initiated by a 4-word command cycle (see command codes for byte programming). the device will internally enter the program operation immediately after the byte-program command is entered. the internal program timer will automatically time-out (50 s max. - t bp ) when completing programming and return to normal read mode. data polling and/or toggle bits can be used to detect end of program cycle. hardware data protection the integrity of the data stored in the w49f020 is also hardware protected in the following ways: (1) noise/glitch protection: a #we pulse with less th an 15 ns in duration will not initiate a write cycle. (2) v dd power up/down detection: the programming and read operation are inhibited when v dd is less than 2.5v typical. (3) write inhibit mode: forcing #oe low, #ce high, or #we high will inhibit the write operation. this prevents inadvertent writes during power-up or power-down periods. (4) v dd power-on delay: when v dd has reached its sense level, the device will automatically time-out 5 ms before any write (erase/program) operation. data polling (dq 7 )- write status detection the w49f020 features a data polling function which used to indicate the end of a program or erase cycle. when the w49f020 is in the internal program or erase cycle, any attemption to read dq 7 of the last word loaded will receive the complement of th e true data. once the program or erase cycle is completed, dq 7 will show the true data. note that dq 7 will show logical "0" during the erase cycle, and become logical "1" or true data when the erase cycle has been completed. toggle bit (dq 6 )- write status detection in addition to data polling, the w49f020 provides another method for determining the end of a program cycle. during the internal program or erase cycle, any consecutive attempts to read dq 6 will produce alternating 0's and 1's. when the program or erase cycle is completed, this toggling between 0's and 1's will stop. the device is then ready for the next operation. product identification the product id operation outputs the manufacturer code and device code. programming equipment automatically matches the device with its proper erase and programming algorithms. the manufacturer and device codes can be accessed by software or hardware operation. in software access mode, a three-word (or jedec 3-word) command sequence can be used to access the product id. a read from address 0000h outputs the manufacturer code da(hex); and a read from address 0001h outputs the device code 8c(hex) for w49f020. the product id operation can be terminated by a three-word command sequence or an alternated one-word command sequence (see command definition table).
w49f020 publication release date: april 14, 2005 - 5 - revision a4 in the hardware access mode, access to the product id will be activated by forcing #ce and #oe low, #we high, and raising a9 to 12 volts. table of operating modes operating mode selection (v hh = 12v 5 % ) pins mode #ce #oe #we #reset address dq0-dq7 read v il v il v ih v ih a in dout write v il v ih v il v ih a in din standby v ih x x v ih x high z x v il x x x high z/d out write inhibit x x v ih v ih x high z/d out output disable x v ih x v ih x high z reset x x x v il x high z v il v il v ih v ih a0 = v il ; a1 ? a17 = v il ; a9 = v hh manufacturer code da (hex) product id v il v il v ih v ih a0 = v il ; a1 ? a17 = v il ; a9 = v hh device code 8c (hex) table of command definition command no. of 1st cycle 2nd cycle 3rd cycl e 4th cycle 5th cycle 6th cycle description cycles addr. data addr. data addr. da ta addr. data addr. data addr. data read 1 a in d out chip erase 6 5555 aa 2aaa 55 5555 80 5555 aa 2aaa 55 5555 10 byte program 4 5555 aa 2aaa 55 5555 a0 a in d in boot block lockout 6 5555 aa 2aaa 55 5555 80 5555 aa 2aaa 55 5555 40 product id entry 3 5555 aa 2aaa 55 5555 90 product id exit (1) 3 5555 aa 2aaa 55 5555 f0 product id exit (1) 1 xxxx f0 notes: 1. address format: a14 ? a0 (hex); data format: dq7 ? dq0 (hex) 2. either one of the two product id exit commands can be used.
w49f020 - 6 - embedded programming algorithm start write program command sequence (see below) increment address programming completed 5555h/aah 2aaah/55h 5555h/a0h program address/program data #data polling/ toggle bit last address ? no yes program command sequence (address/command): pause t bp
w49f020 publication release date: april 14, 2005 - 7 - revision a4 embedded erase algorithm 5555h/aah 5555h/aah 2aaah/55h 2aaah/55h 5555h/80h 5555h/10h chip erase command sequence (address/command): start write erase command sequence (see below) erasure completed #data polling or toggle bit successfully completed pause t ec /t sec
w49f020 - 8 - embedded #data polling algorithm start read byte (dq0 - dq7) address = va pass dq7 = data ? yes no va = byte address for programming = any sector group address during chip erase embedded toggle bit algorithm start read byte (dq0-dq7) address = don't care dq6 = toggle ? yes no pass
w49f020 publication release date: april 14, 2005 - 9 - revision a4 software product identification and boot block lockout detection acquisition flow product identification entry (1) load data 55 to address 2aaa load data 90 to address 5555 pause 10 s product identification and boot block lockout detection mode (3) read address = 00000 data = da read address = 00001 data = 8c read address = 00002 data = ff/fe (4) product identification exit (6) load data 55 to address 2aaa load data f0 to address 5555 normal mode (5) (2) (2) load data aa to address 5555 load data aa to address 5555 pause 10 s notes for software product identification/boot block lockout detection: (1) data format: dq15-dq8 (don't care), dq7 ? dq0 (hex); address format: a14 ? a0 (hex) (2) a1 ? a15 = v il ; manufacture code is read for a0 = v il ; device code is read for a0 = v ih . (3) the device does not remain in identification and boot block lockout detection mode if power down. (4) if the output data is "ff hex," the boot block programming lockout feature is activated; if the output data "fe hex," the l ockout feature is inactivated and the block can be programmed. (5) the device returns to standard operation mode. (6) optional 1-write cycle (write f0 hex at xxxx address) can be used to exit the product identification/boot block lockout det ection.
w49f020 - 10 - boot block lockout enable acquisition flow boot block lockout feature set flow load data aa to address 5555 load data 55 to address 2aaa load data 80 to address 5555 load data aa to address 5555 load data 55 to address 2aaa load data 40 to address 5555 pause 1 sec. exit notes for boot block lockout enable: data format: dq7 ? dq0 (hex) address format: a14 ? a0 (hex)
w49f020 - 11 - 7. electrical characteristics absolute maximum ratings parameter rating unit power supply voltage to v ss potential -0.5 to +7.0 v operating temperature 0 to +70 c storage temperature -65 to +150 c d.c. voltage on any pin to ground potential except #oe -0.5 to v dd +1.0 v transient voltage (<20 ns) on any pin to ground potential -1.0 to v dd +1.0 v voltage on #oe pin to ground potential -0.5 to 12.5 v note: exposure to conditions beyond those listed under absolute maximum ratings may adversely affect the life and reliability of the device. dc operating characteristics (v dd = 5.0v 10 % , v ss = 0v, t a = 0 to 70 c) limits parameter sym. test conditions min. typ. max. unit power supply current i cc #ce = #oe = v il , #we = v ih , all dqs open address inputs = v il /v ih , at f = 5 mhz - 25 50 ma standby v dd current (ttl input) i sb 1 #ce = v ih , all dqs open other inputs = v il /v ih - 2 3 ma standby v dd current (cmos input) i sb 2 #ce = v dd -0.3v, all dqs open other inputs = v dd -0.3v/ v ss - 20 100 a input leakage current i li v in = v ss to v dd - - 10 a output leakage current i lo v out = v ss to v dd - - 10 a input low voltage v il - -0.3 - 0.8 v input high voltage v ih - 2.0 - v dd +0.5 v output low voltage v ol i ol = 2.1 ma - - 0.45 v output high voltage v oh i oh = -0.4 ma 2.4 - - v
w49f020 - 12 - power-up timing parameter symbol typical unit power-up to read operation t pu . read 100 s power-up to write operation t pu . write 5 ms capacitance (v dd = 5.0v, t a = 25 c, f = 1 mhz) parameter symbol conditions max. unit i/o pin capacitance c i/o v i/o = 0v 12 pf input capacitance c in v in = 0v 6 pf ac test conditions parameter conditions input pulse levels 0v to 3.0v input rise/fall time < 5 ns input/output timing level 1.5v/1.5v output load 1 ttl gate and c l = 100 pf for 90 ns c l = 30 pf for 70 ns ac test load and waveform +5v 1.8k 1.3k d out ? ? 30 pf for 70ns (including jig and scope) input 3v 0v test point test point 1.5v 1.5v output 100 pf for 90ns
w49f020 publication release date: april 14, 2005 - 13 - revision a4 read cycle timing parameters (v dd = 5.0v 10 % , v dd = 0v, t a = 0 to 70 c) w49f020-70 w49f020-90 parameter sym. min. max. min. max. unit read cycle time t rc 70 - 90 - ns chip enable access time t ce - 70 - 90 ns address access time t aa - 70 - 90 ns output enable access time t oe - 35 - 40 ns #ce low to active output t clz 0 - 0 - ns #oe low to active output t olz 0 - 0 - ns #ce high to high-z output t chz - 25 - 25 ns #oe high to high-z output t ohz - 25 - 25 ns output hold from address change t oh 0 - 0 - ns write cycle timing parameters parameter symbol min. typ. max. unit address setup time t as 0 - - ns address hold time t ah 50 - - ns #we and #ce setup time t cs 0 - - ns #we and #ce hold time t ch 0 - - ns #oe high setup time t oes 0 - - ns #oe high hold time t oeh 0 - - ns #ce pulse width t cp 100 - - ns #we pulse width t wp 100 - - ns #we high width t wph 100 - - ns data setup time t ds 50 - - ns data hold time t dh 0 - - ns byte programming time t bp - 10 50 s erase cycle time t ec - 0.1 1 s note: all ac timing signals observe the following guidelines for determining setup and hold times: (a) high level signal's reference level is v ih and (b) low level signal's reference level is v il .
w49f020 - 14 - data polling and toggle bit timing parameters w49f020-70 w49f020-90 parameter symbol min. max. min. max. unit #oe to data polling output delay t oep - 35 - 40 ns #ce to data polling output delay t cep - 70 - 90 ns #oe to toggle bit output delay t oet - 35 - 40 ns #ce to toggle bit output delay t cet - 70 - 90 ns reset timing parameters parameter symbol min. typ. max. unit v dd stable to reset active t prst 1 - - ms reset pulse width t rstp 500 - - ns reset active to output float t rstf - - 50 ns reset inactive to input active t rst 1 - - s
w49f020 publication release date: april 14, 2005 - 15 - revision a4 9. timing waveforms read cycle timing diagram address a17-0 dq7-0 data valid data valid high-z #ce #oe #we t rc v ih t clz t olz t oe t ce t oh t aa t chz t ohz high-z #we controlled command write cycle timing diagram address a17-0 dq7-0 data valid #ce #oe #we t as t cs t oes t ah t ch t oeh t wph t wp t ds t dh
w49f020 - 16 - timing waveforms, continued #ce controlled command write cycle timing diagram high z data valid #ce #oe #we dq7-0 t as t ah t cph t oeh t dh t ds t cp t oes address a17-0 program cycle timing diagram address a17-0 byte 0 byte 1 byte 2 internal write start dq7-0 #ce #oe #we byte program cycle t bp t wph t wp 5555 5555 2aaa aa a0 55 address data-in byte 3
w49f020 publication release date: april 14, 2005 - 17 - revision a4 timing waveforms, continued #data polling timing diagram address a17-0 dq7 #we #oe #ce x x x x t cep t oeh t oep t oes t ec t bp or toggle bit timing diagram address a17-0 dq6 #ce #oe #we t oeh t oes t bp or t ec
w49f020 - 18 - timing waveforms, continued boot block lockout enable timing diagram sb2 sb1 sb0 address a17-0 dq7-0 #ce #oe #we sb3 sb4 sb5 six byte code for boot block lockout feature enable t ec t wp t wph 5555 2aaa 5555 5555 2aaa 5555 xxaa xx55 xx80 xxaa xx55 xx40 chip erase timing diagram sb2 sb1 sb0 address a17-0 dq7-0 #ce #oe #we sb3 sb4 sb5 internal erase starts six-byte code for 5v-only software chip erase t wp t wph t ec 5555 2aaa 5555 5555 2aaa 5555 xxaa xx55 xx80 xxaa xx55 xx10
w49f020 publication release date: april 14, 2005 - 19 - revision a4 timing waveforms, continued reset timing diagram t rstp vdd t prst #reset dq7-0 t rstf t rst address a17-0
w49f020 - 20 - 10. ordering information part no. access time (ns) power supply current max. (ma) standby v dd current max. ( a) package cycle w49f020-90b 90 50 100 (cmos) 32-pin dip 10k W49F020T-70B 70 50 100 (cmos) 32-pin tsop (8 mm 20 mm) 10k w49f020t-90b 90 50 100 (cmos) 32-pin tsop (8 mm 20 mm) 10k w49f020p-70b 70 50 100 (cmos) 32-pin plcc 10k w49f020p-90b 90 50 100 (cmos) 32-pin plcc 10k notes: 1. winbond reserves the right to make changes to its products without prior notice. 2. purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure. 3. the part number shown in the ordering information table is only for bottom boot block part, which is in the lower address ra nge. for the requirement of the higher address range boot block, the top boot block, please contact winbond fae for details. 11. how to read the top marking example: the top marking of 32-pin plcc w49f020p-90b 1 st line: winbond logo 2 nd line: the part number: w49f020p-90b 3 rd line: the lot number 4 th line: the tracking code: 149 o b sa 149: packages made in ?01, week 49 o: assembly house id: a means ase, o means ose, ...etc. b: ic revision; a means version a, b means version b, ...etc. sa: process code w49f020p-90b 2138977a-a12 149obsa
w49f020 publication release date: april 14, 2005 - 21 - revision a4 12. package dimensions 32-pin p-dip 1.dimensions d max. & s include mold flash or tie bar burrs. 2.dimension e1 does not include interlead flash. 3.dimensions d & e1 include mold mismatch an d are determined at the mold parting line. 6.general appearance spec. should be based o n final visual inspection spec. . 1.37 1.22 0.054 0.048 notes: symbol min. nom. max. max. nom. min. dimension in inches dimension in mm a b c d e a l s a a 1 2 e 0.050 1.27 0.210 5.33 0.010 0.150 0.016 0.155 0.018 0.160 0.022 3.81 0.41 0.25 3.94 0.46 4.06 0.56 0.008 0.120 0.670 0.010 0.130 0.014 0.140 0.20 3.05 0.25 3.30 0.36 3.56 0.555 0.550 0.545 14.10 13.97 13.84 17.02 15.24 14.99 15.49 0.600 0.590 0.610 2.29 2.54 2.79 0.090 0.100 0.110 b 1 1 e e 1 a 1.650 1.660 41.91 42.16 015 0.085 2.16 0.650 0.630 16.00 16.51 protrusion/intrusion. 4.dimension b1 does not include dambar 5.controlling dimension: inches 15 0 seating plane e a 2 a a c e base plane 1 a 1 e l a s 1 e d 1 b b 32 1 16 17 32-pin plcc notes: l c 1 b 2 a h e e e b d h d y a a 1 seating plane e g g d 1 13 14 20 29 32 4 5 21 30 1. dimensions d & e do not include interlead flash. 2. dimension b1 does not include dambar protrusion/intrusion. 3. controlling dimension: inches 4. general appearance spec. should be based on final visual inspection sepc. symbol min. nom. max. max. nom. min. dimension in inches dimension in mm a b c d e h e l y a a 1 2 e b 1 g d 3.56 0.50 2.80 2.67 2.93 0.71 0.66 0.81 0.41 0.46 0.56 0.20 0.25 0.35 13.89 13.97 14.05 11.35 11.43 11.51 1.27 h d g e 12.45 12.9 5 13.46 9.91 10.41 10.92 14.86 14.99 15.11 12.32 12.45 12.57 1.91 2.29 0.004 0.095 0.090 0.075 0.495 0.49 0 0.485 0.595 0.590 0.585 0.430 0.410 0.390 0.530 0.51 0.490 0.050 0.453 0.450 0.447 0.553 0.550 0.547 0.014 0.010 0.008 0.022 0.018 0.016 0.032 0.026 0.028 0.115 0.105 0.110 0.020 0.140 1.12 1.42 0.044 0.056 0 10 10 0 0.10 2.41
w49f020 - 22 - package dimensions, continued 32-pin tsop a a a 2 1 l l 1 y c e h d d b e m 0.10(0.004) min. nom. max. min. nom. max. symbol a a b c d e e l l y 1 1 2 a h d note: controlling dimension: millimeters dimension in inches 0.047 0.006 0.041 0.039 0.037 0.007 0.008 0.009 0.005 0.006 0.007 0.720 0.724 0.728 0.311 0.315 0.319 0.780 0.787 0.795 0.020 0.016 0.020 0.024 0.031 0.000 0.004 1 3 5 0.002 1.20 0.05 0.15 1.05 1.00 0.95 0.17 0.12 18.30 7.90 19.80 0.40 0.00 1 0.20 0.23 0.15 0.17 18.40 18.50 8.00 8.10 20.00 20.20 0.50 0.50 0.60 0.80 0.10 3 5 dimension in mm __ __ __ __ __ __ __ __ __ __ __ __ __ __ __ __
w49f020 publication release date: april 14, 2005 - 23 - revision a4 13. version history version date page description a1 oct. 1999 - initial issued a2 dec. 18, 2002 1, 21 delete 1k endurance 21 change w49f020q 70/90 to w49f020t-70/90 4 modify the description of v dd power up/down detection in hardware data protection 6-10 delete old flow chart and add embedded algorithm correct part. no for ordering information 21 delete part. no of w49f020-70b for ordering information 21 add how to read the top marking 2, 3, 14, 19 add in #reset function a3 feb. 21, 2003 7 correct embedded erase algorithm (delete main-memory erase command sequence) 8 correct va(valid address) definition in embedded #data polling algorithm a4 april 14 , 2005 23 add important notice important notice winbond products are not designed, intended, authorized or warr anted for use as components in systems or equipment intended for surgical implantation, atomic energy control instr uments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control ins truments, or for other applications intended to support or sustain life. further more, winbond products are not intended f or applications wherein failure of winbond products could result or lead to a situation wherein personal injury, de ath or severe property or environmental damage could occur. winbond customers using or selling these products for use in su ch applications do so at their own risk and agree to fully indemnify winbond for any damages resulting from such imp roper use or sales.
w49f020 - 24 - headquarters no. 4, creation rd. iii, science-based industrial park, hsinchu, taiwan tel: 886-3-5770066 fax: 886-3-5665577 http://www.winbond.com.tw/ taipei office tel: 886-2-8177-7168 fax: 886-2-8751-3579 winbond electronics corporation america 2727 north first street, san jose, ca 95134, u.s.a. tel: 1-408-9436666 fax: 1-408-5441798 winbond electronics (h.k.) ltd. no. 378 kwun tong rd., kowloon, hong kong fax: 852-27552064 unit 9-15, 22f, millennium city, tel: 852-27513100 please note that all data and specifications are subject to change without notice. all the trade marks of products and companies mentioned in this data sheet belong to their respective owners. winbond electronics (shanghai) ltd. 200336 china fax: 86-21-62365998 27f, 2299 yan an w. rd. shanghai, tel: 86-21-62365999 winbond electronics corporation japan shinyokohama kohoku-ku, yokohama, 222-0033 fax: 81-45-4781800 7f daini-ueno bldg, 3-7-18 tel: 81-45-4781881 9f, no.480, rueiguang rd., neihu district, taipei, 114, taiwan, r.o.c.

▲Up To Search▲

Price & Availability of W49F020T-70B

	To Download W49F020T-70B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .